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Abstract. A "Processing Surface" is defined as a large, dense, and 
regular arrangement of processor and storage modules on a two- dimensional 
surface, e.g. a VLSI chip. A general method is described for distributing 
parallel recursive computations over such a surface . Scope rules enforcing 
the "locality" of variables and procedure parameters are introduced in the 
programming language . These rules and a particular interconnection of the 
modules on the surface make it possible to transmit parameter and variable 
values between modules without using extraneous communication actions. 
The choice of the Processing Surface topology for binary recursive 
computations is discussed and a torus- like topology is chosen. 
0 . INTRODUCTION 
Let us call a "Processing Surface" a large , dense, regular arrangement 
of processor and storage modules on a two-dimensional surface , e . g. a VLSI 
chip . How can a computation be distributed over such a surface? What are 
the arrangements of the modules on the surface best suited for a certain 
class of computations? 
We propose to explore this problem in the following direction . In such 
an environment , an action on a variable differs in compl exity (in terms of 
the number of elementary steps necessary to perform the action) depending 
on the distance between the processor module performing the action and the 
storage module containing the variable . we want to reflect this issue at 
the programming level by introducing scope rules defining the distance 
between the program component where a variable is declared , and the program 
components where the variable can be used. 
Since we expect intense communications between the program components, 
we expect assignments of the ,form x:=y where x and y belong to two 
adjacent components (this assignment can take the form of a procedure call 
or a pair of matching communication actions) to occur as frequently as 
assignments between variables of the same component. In most distributed 
systems , the first type of assignment is an order of magnitude more complex 
than the second one. we consider this hidden discrepancy between equivalent 
acti ons unacceptable . we will show that it is possible to define some 
locality rule for the program variables, and to organize the processor and 
storage modules on the surface such that no discrepancy of this sort 
appears. In such a case , the Processing Surface is sa i d to be " continuous" . 
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Furthermore, since for instance inverting a 2*2 matrix does not 
require as much parallelism as inverting a 1000*1000 matrix, the potential 
parallelism of an algorithm should not be fixed beforehand (e.g. by the 
number of available processors) but should be determined dynamically 
according to the needs of the computation. The component actions of a com-
putation should be created and destroyed as the computation proceeds, and 
should be automatically distributed over the available modules. 
1 . THE GENERAL METHOD 
The general method we use has been described in [1] . we shall recall it 
briefly . 
The component actions of a computation the " nodes" are regarded 
as the vertices of a graph the " computation graph" which grows and 
shrinks during the computation. An edge a "channel" between two 
nodes means that one of the two , say node A , has created t.he other , say 
node B , by a procedure call , and that A and B communicate directly 
with each other . A is the " father " of B , and B is a "son" of A . 
Thanks to a parallel procedure call, a father may create several sons 
simultaneously . The father/son relation defines a partial ordering of the 
nodes , and all nodes that are not relatively ordered can be performed in 
parallel. 
A computation graph grows and shrinks through a given finite 
"implementation graph", whose vertices the "cells" represent the 
available modules , and the edges the "links" the communication 
possibilities between modules. Each node is mapped on a cell, and each 
channel on a link. 
Hence, each cell may have to accommodate an unbounded number of nodes . 
Since a cell represents a very small number of sequential automata (in most 
cases , one !), the activities of all nodes simultaneously present in a cell 
have to be sequentialized in some way. But such a sequentialization may 
introduce deadlock . The main result of [ 1] is to prove that the nodes of a 
cell can be interleaved without introducing deadlock provided that the grain 
of interleaving be correctly chosen. The solution is very simple in that it 
does not require any particular knowledge about the nodes or the implementa-
tion graph nor complicated scheduling. 
In this paper we shall consider a special class of computat: inns , 
namely recursive computations . For this class of computations we shall 
describe how to implement a continuous Processing Surface , and we shall 
propose a torus-like topology for the implementation graph . 
2 . RECURS ION 
Much has been said about the use of recursion for parallel programming. 
The reader is referred to the abundant literature on this subject. 
For the sake of simplicity, we shall restrict ourselves to one of the most 
usual recursive methods , namely "divide-and-conquer" (also called "recursive 
doubling") . Divide- and- conquer algorithms are particularly interesting in 
that they produce binary trees as computation graphs. Binary trees are 
regular structures and each node has an outdegree of two , which is inter-
esting in view of their mapping onto a two- dimensional surface . 
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Parallelism is introduced only by calling two procedures " in parallel". 
The possibility of further increasing parallelism by pipelining the 
parameters will not be mentioned although it can easily be added. Neverthe-
less this class of algorithms is large enough (in particular numerical 
algorithms) for the exercise to be realistic . 
3 . THE LOCALITY OF VARIABLES AND PARAMETERS 
Since a node is created by a procedure call , a node is a procedure 
instance with its own program counter , and its set of variables and 
parameters . The following rules define the " locality" of variables and 
parameters . 
. The unit of locality is the node: a variable declared inside a node 
is l oca l to that node . 
. A variable l ocal to a node A is a neighbour for all son nodes 
of A 
Since the father/son relation between nodes is not transitive , the 
locality or neighbourhood of a variable with respect to a node is not 
transitive either: if a node P1 calls a node P2 which calls a node P3 , 
a variable local to P1 is neighbour for P 2 , but not for P3 . 
Three t ypes of parameters are used: 
. An input parameter is used to "import" a parameter value into a son node , 
by an assignment of the actual parameter value to the formal parameter 
variable . 
. An output parameter is used to " export" a value from a son node to its 
father by an assignment of the formal parameter value to the actual 
parameter variable . 
. A reference parameter i s used both to import and to export , but by a 
process of substitution, or "aliasing" : the formal parameter replaces the 
actual parameter in the son node (it is another name for the same variable) . 
In the case of the input and the output parameters, the formal 
parameter is local to the son . 
In the case of the reference parameter , the formal parameter has the 
same locality as the actual parameter . The formal parameter is thus 
not local to the son . 
Assume that the value x of a variable is to be imported from a father node 
P1 into a son node P2 . Either an input or a reference mechanism can be 
used . Assume now that x is to be passed again from P 2 to a son node P3 
If x was passed from P1 to P2 as an input parameter , x will be 
local to P3 if it is passed as an input parameter from P2 to P3 , and 
neighbour to P3 if it is passed as a reference parameter from P2 to P3 
But if x was passed from P 1 to P2 as a reference parameter , x will 
neither be local nor neighbour to P3 , whether it be passed as an input or as a 
reference parameter from P2 to P3 . 
(In the case where a valu e is to be exported from a son node to a father node , 
exactly the same differences hold according to whether it is passed as an 
output or a reference parameter . ) 
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Hence, the locality or neighbourhood of a reference parameter with 
respect to a node is not transitive whereas that of an input or output 
parameter is. But when a value x is passed as an input or an output 
parameter from node P to node Q , by definition x is copied from the 
sto~pge area of P into the storage area of Q . No copying is necessary 
when x is passed as a reference parameter. 
The repetitive transport of values via global variables and reference 
parameters could be used in its full generality, but we propose to restrict 
its use by the following "locality rule". 
Locality rule: An action of a node involves only variables and 
parameters that are local and/or neighbour for the node. 
(Whether global variables should be used at all is doubtful. They have been 
included for the sake of completeness .) We shall see that this locality rule 
permits the implementation of a continuous Processing Surface. 
4. IMPLEMENTATION OF A CONTINUOUS PROCESSING SURFACE 
Definition: A Processing Surface is said to be " continuous" when any 
action performed on the surface involves only variables 
that are directly accessible to the processor performing 
the action, i.e. accessible by elementary read or write 
operations. 
Hence , if we succeed in implementing a continuous surface , we shall 
have suppressed any form of extraneous communication action for accessing 
variables . 
According to the general method , we know that if node N1 is mapped 
on cell C1 , a son node N2 of N1 is mapped on a neighbour cell C2 of 
C1 . For node N1 to be mapped on C1 means that the local variables and 
parameters of N1 must be allocated in the storage module associated with 
C1 , and the same for N2 relative to C2 . Let M1 and M2 be the 
storage modules associated with C1 and C2 , respectively. According to 
the locality rule, any action of N2 may involve variables located in 
M1 and M2 . The set {M1, M2} is called the "locality area " of N2 . 
In the case where the computation graph is a tree, the locality area of a 
node consists of at most two elements. 
As a direct consequence of the locality rule and of the definition of 
a continuous Processing Surface , the Processing surface is continuous if 
the property C(N) holds for any node N . 
C(N) any action of N is performed by a processor directly connected 
to the two storage modules of the locality area of N . 
We shall describe a strategy for placing the processor and storage 
modules on the implementation graph , and for distributing the actions and 
the variables of the nodes over the processor and storage modules , such that 
C(N) holds for any node N . 
This strategy thus implements a continuous Processing Surface. 
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1) The placing strategy is directly suggested by the property C(N) . 
A storage module is placed at each vertex , and a processor module at 
each edge of the implementation graph . 
(See an example on fig. 1.) Hence , each processor has direct access to two 
storage modules , and eac~ storage module is shared by as many processors as 
the degree of the vertex where it is placed . 
2) Assume that C(F) holds for a node F . For instance, F has been 
created in cell 2 of fig. 1(a); its local variables are in M2 , its 
neighbour variables in M1 , and its actions are processed by P12 (see 
fig. 2) . 
M1 
P12 




(a) implementation graph (b) processor and storage placement 
Fig. 1. 
Assume that at some stage in the computation of F two son nodes R and 
0 (for right and down) of F are to be created in cells 3 and 4, 
respectively. The locality areas of R and o must then be (M2 , M3) and 
(M2, M4) , respectively (see fig. 2). 
This means that C(R) and C(D) will hold if and only if R and D are 
processed by P23 and P 24 , respectively. Upon reaching the procedure 
calls of R and D in the procedure body of F , P 12 must transmit the 
creation of R and D to P23 and P24 . 
Since , by construction P12 , P23 , and P24 share a common store, namely 
M2 , the transmission of procedure calls is a simple and local action: 
P12 adds the names of R and D to the lists located in M2 of 
nodes to be processed by P23 and P24 , respectively . 
A processor s witches from one node to the other upon a procedure call 
in the same way as i n a multiprogramming system a processor switches from 
one process to another upon a P-operation on a zero semaphore. We shall not 
describe the implementation in more detail. 
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Hence , if C( F) holds for a node F , C(R) and C(D) ho l d for the 
two son nodes of F . Observe that the above strategy is independent of the 
topologies of the implementation graph and of the computation tree. 
The root node P of the computation tree is created by the " environment" 
of the computation . At least one cell of the implementation graph a root 
celr' is connected to the environment . It is easy to map P onto a root 
cell in such a way that C(P) holds . 
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Fig. 2. loca l ity areas 
5 . THE CHOICE OF THE IMPLEMENTATION GRAPH 
We look for a finite implementation graph such that 1) an arbitrary 
binary tree can be mapped onto it wi thout knowing the sizes of the tree and 
of the graph , 2) the nodes of the tree are optimally spread over the cel l s 
of the graph . 
Because of 1 ) , we aim at " simul ating" an infinite graph on a finite 
one . Let us assume that we cou ld indeed constru ct an infinite impl ementation 
graph , which graph would we choose? Since we are looking for graphs that can 
be represented in the plane by regular and dense structures , we are bou nd to 
choose between the three regular tessellations of the plane , which are the 
square , the triangul ar , and the hexagonal tessellations . (Although the 
infinite binary tree is regular , it is not dense , becau se it grows 
exponentially and therefore cannot be represented with minimal constant 
edge lengths . ) 
We have chosen the squ are tessellation , althou gh t h e hexagona l i s also 
interesting. We shall first discuss the problems of ma pping a binary tree 
onto an infinite gr i d . We shall then simula te the infini te grid on a finite 
grid . 
6 . THE INFINITE GRID AS AN IMPLEMENTATION GRAPH 
An infinite grid is a graph such that : for i 2 0 
(i , j) is connected with vertex (i+1, j ) and vertex 
and j 2 0 , vertex 
(i , j+1 ) . 
tree 
then 
The mapping of 
is mapped onto 
its right son 
a binary tree on 
vertex (0 , 0) 
R is mapped on 
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the grid is obvious . The root of the 
If a node is mapped on vertex (i , j) 
vertex ( i , j+ 1 ) , and its down s o n D 
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is mapped on vertex (i+1, j) . When an exponential structure (the binary tree) 
is mapped on a quadratic one (the grid) a congestion problem is created: vertex 
(i, j) of the grid may have to accommodate up to (i+j) ! /i !*j ! nodes of the 
binary tree simultaneously . 
7 . THE STRAIGHT TORUS 
The problem now is to simulate the infinite grid on a finite one. For 
reasons of symmetry we choose a square grid of M*M cel l s . (We shall return to 
this choice later . ) The first solution consists in connecting cell (x, y) of 
the finite grid (0 ~ x , y < M) to the cells : 
( x , ( y+ 1 ) mod M) 
and ( ( x+ 1 ) mod M , y) . 
This amounts to connecting with each other the corresponding elements of the 
first and last columns , and those of the fist and last rows . The volume obtained 
is topologically similar to a torus . 
consider an arbitrary cell (i, j) of the infinite grid and the cell (x, y 
of the finite grid on which it is mapped . According to the above connecting rule , 
we have : 
i 
j (R) 
This relation describes the tiling of the infinite grid by square tiles of 
M*M : if ( i , j) are the coordinates of a ce l l of the infinite grid , then 
are its coordinates in the tile (k, 1 ) ( see fig . 3.). 
size 
(x , y 
The congestion probl em can be solved in the following way. Consider the 
infinite grid. When a vertex is occupied by a node N of the compu tation tree , 
no other node is accepted by the vertex until N and the subtree attached to N 
have terminated their activity . It is easy to prove that this cannot lead to 
deadlock on the infinite grid . But this solution cannot be u sed in a straight-
forward manner for the torus without danger of deadlock. Assume that a cell of 
the torus is occupied by the node N1 , and a new node N2 is not accepted by 
the cell . It may occur that N2 belongs to the subtree of N1 . This would be 
a deadlock. For each node of the computati on tree , it is recorded to which tile 
the node belongs . When a cell is occupied by a node N1 , it may refuse a node 
N2 only if N2 belongs to the same tile as N1 . (If two nodes belong to the 
same tile , it is impossible that one belongs to the subtree of the other .) 
8 . THE PROPAGATION PATTERN 
Assume that a ll cells and a ll nodes in the cells have similar behaviours , 
and that the propagation speeds are s imilar in all directions even in the case of 
an asynchronous implementation . Then we can say that in a phase of homogeneous 
expansion or contraction of the computation , there i s a front wave of active 
nodes which are located at a maximum distance from the root , i. e . on a diagonal 
i + j = K of the infinite grid , which we shall ca l l the " active diagonal". 
At step K of the computation , the complete compu tation tree contains 
2** (K-1) active nodes (the leaves) . But at step K of the compu tation , at 
most K(K+ 1) /2 cells of the infinite grid can be active , and if the strategy 
for reducing congestion is applied , at most K : the cells of the active 
diagonal . As a consequence , the 2**(K-1) leaf nodes c a nnot be active 
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simultaneously; their activities have to be sequentialized. The hypothesis of 
homogeneous expansion and contraction then does not strictly hold anymore 
because not all cells on a diagonal have to accommodate the same number of leaf 
nodes , and therefore the contraction of the computation will not start in all 




Fig . 3. 
Fig . 3 shows that the active diagonal of the infinite grid is mapped on 
at most two diagonals of the finite grid , i . e . at most M cells out of the 
M*M are active . 
(Algebraically , for a given value of i + j , there are at most two values of 
x + y (0 ~ x + y < 2~- 1) fulfilling R , namel y: 
(i + j)mod M 
if (i + j)mod M < M- 1 (i + j)mod M + M 
Hence , if the active diagonal approximation is correct , the straight torus 
topology leads to a poor distribution of the computation over the Processing 
Surface . 
9 . THE TWISTED TORUS 
Ob viously, the drawback of the straight torus is caused by the symmetry 
of the tiling of fig . 3 around the axis i = j . we can destroy the symmetry 
by shifting the tiling by one position and in one direction , as shown by fig. 4. 
Now we see that for the same active diagonal , more diagonals of the finite grid 
are occupied . In fact , it can be proved that the distribution of the active 
diagonal over the finite grid is now optimal: if the active diagonal contains no 
more than M*M nodes , no two nodes of the active diagonal are mapped on the Sam( 
cell of the torus . 
This tiling corresponds to the tiling relation: 
i X + k*M - 1 
j y + l*M 
ARCHITP.CTURE SESSION 
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Fig. 4. 
10. THE DOUBLY TWISTED TORUS 
The same result could have been reached by using a rectangular straight 
torus of M*P cells where M and P are relative primes . 
The difference is that in a twisted torus , a horizontal chain of nodes , i.e . 
the succession of nodes with constant i , is mapped on a cycle containing 
all cells of the torus , i.e. on a cycle of length M*M . On the rectangular 
torus , such a structure is mapped on a cycle of length M (one row of the 
torus) . In both cases a vertical chain (constant j ) is mapped on the cells 
of only one column . 
In view of certain degenerate binary trees , which reduce to a chain of only 
right or left procedure calls , it could be interesting to twist the torus in 
both directions in s u ch a way that a vertical chain is also mapped on all 
cells of the torus. 
To avoid reintroduction of the symmetry , the torus must be twisted in 
opposite directions in the two dimensions (e . g. + 1 for the rows , and -1 for 
the columns) . 
The fact that the corresponding tiling relation : 
i = X + k*M - 1 
j = y + l*M + k 
has no solution for (i , j) = (M(q+ 1) - p , pM + q) means that such 
a tiling does not represent a "plane" surface . We mean that if , on the 
infinite grid , point B is reached from point A by r horizontal steps 
and s vertical ones , B is also reached from A by any permutation of 
these steps. This is no longer true for this doubly twisted toru s . 
This is shown by the following counter- example . Cons i der the 3*3 doubly 
twisted torus of fig . 5(a) . From point A , one horizontal step (indicated 
in fig . 5 by a dotted path) , followed by one vertical step (indicated in 
fig. 5 by a dashed path) leads to point B (fig . 5(b)) . From point A , 
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one vertical step followed by one horizontal step leads to point C (fig. 
S(c)) . Points B and c are different. 
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Fig . 5. 
This drawback is only significant if one wants to implement computation 
graphs other than trees. In a tree , there is only one path between two 
points . If one wants to maintain the planarity of the torus , one must look 
for tessellations of the plane that are not square , and yet still use the 








A method has been proposed to construct highly parallel and distributed 
systems where the basic hardware building blocks are whole processor and 
storage modules, and the basic software building block is the procedure . 
The main aspects of the method are the following . 
ARCHITECTURE SESSION 
First , on such a Processing Surface the location of variables relative 
to the processors using them is a relevant factor. Scope rules have therefore 
been introduced in the programming language , which allow the programmer to 
determine the " distance" between the variables or procedure parameters and 
the actions where they are used . 
Second, since intense communications between adjacent modules are 
expected , we have attempted to smooth away the discontinuity in variable 
access caused by the boundary between storage modules. For this purpose, 
the access to distant variables has been limited to neighbour variables by 
a "locality rule" . Furthermore the processor and storage modules have been 
arranged in such a way that no extraneous communication procedure is needed 
to "move" variable values over a storage module boundary. The result is 
called a continuous Processing Surface. 
Third , by using a "boundary- less" topology for the surface (here, a 
torus), the automatic diffusion of a divide- and- conquer computation through 
the surface leads to an optimal spreading of the load over the modules. 
The programmer need not know the actual number of modules , and no compli-
cated scheduling is required. 
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